

IN THE CLAIMS

Claims 1-7, 28-33, and 37-51 are presently in the appeal.

Please amend claims 1, 37, 39, and 43, as set forth below.

Please cancel claims 3, 28-33, 38, and 49-51.

1. (Amended) An integrated circuit, comprising:

a low resistivity semiconductor substrate having a dielectric region formed therein, a trench defined in the dielectric region and including dielectric sidewalls, and an adjacent cavity defined at least partially by the substrate;
~~and~~

an electroplated conductive material disposed within the trench to produce an inductance having sides and a bottom, the sides of the inductance being bounded by the dielectric sidewalls and the cavity being adjacent the bottom; and

a bottom surface of the semiconductor substrate
defining a first recessed region underlying the dielectric
region.

2. (Original) The integrated circuit of claim 1,
wherein the dielectric region includes a cap layer formed at
a top surface of the semiconductor substrate and the cavity
extends from the cap layer to a bottom surface of the
dielectric region.

3. (Canceled)

4. (Original) The integrated circuit of claim 1,
wherein the conductive material includes copper.

5. (Original) The integrated circuit of claim 1,
wherein the conductive material is disposed within the
trench to a depth of at least five micrometers.

6. (Original) The integrated circuit of claim 1,
wherein the dielectric region is formed with a silicon based

dielectric.

7. (Original) The integrated circuit of claim 1, wherein the dielectric region is formed at a top surface of the semiconductor substrate, further comprising an active device formed at the top surface.

8-27 (Previously Withdrawn)

28-33 (Canceled)

34-36 (Previously Withdrawn)

37. (Amended) An integrated circuit comprising:

a low resistivity, semiconductor substrate including an active region and a dielectric region;

at least one active component positioned in the active region;

a trench formed in the dielectric region and including side-walls defined by low dielectric constant material; ~~and~~

high conductivity electroplated material in the trench and defining at least a portion of a passive electronic component; and

wherein the low dielectric constant material includes dielectric material defining an array of cavities therein, the dielectric material having a first dielectric constant and the cavities providing a second dielectric constant lower than the first dielectric constant to form an effective dielectric constant lower than the first dielectric constant.

38. (Canceled)

39. (Amended) An integrated circuit as claimed in claim ~~38~~ 37 wherein the dielectric material and the array of cavities produce an effective dielectric constant at least ten percent lower than the first dielectric constant.

40. (Previously Presented) An integrated circuit as

claimed in claim 39 wherein the effective dielectric constant is approximately 2.5.

41. (Previously Presented) An integrated circuit as claimed in claim 37 wherein the high conductivity electroplated material includes copper.

42. (Previously Presented) An integrated circuit as claimed in claim 37 wherein the trench is elongated and formed in the shape of an inductance.

43. (Amended) An integrated circuit ~~as claimed in claim 37~~ comprising:

a low resistivity, semiconductor substrate including an active region and a dielectric region;

at least one active component positioned in the active region;

a trench formed in the dielectric region and including side-walls defined by low dielectric constant material; and

high conductivity electroplated material in the trench
and defining at least a portion of a passive electronic
component; and

further including a cavity at least partially defined
by the substrate in the dielectric region and in
communication with a lower portion of the high conductivity,
electroplated material in the trench.

44. (Previously Presented) An integrated circuit as
claimed in claim 43 and further including a die attach pad
with a pedestal formed on a surface thereof, the substrate
being mounted on the die attach pad with the pedestal
positioned in the cavity so as to seal the cavity.

45. (Previously Presented) An integrated circuit
comprising:

a low resistivity, semiconductor substrate including an
active region and a dielectric region;

at least one active component positioned in the active
region;

an elongated trench formed in the dielectric region and including side-walls defined by low dielectric constant material;

high conductivity material in the trench and defining at least a portion of an inductive component; and

a sealed cavity at least partially defined by the substrate in the dielectric region and in communication with a lower portion of the high conductivity material in the trench.

46. (Previously Presented) An integrated circuit as claimed in claim 45 wherein the sealed cavity is sealed by a die attach pad with a pedestal formed on a surface thereof, the substrate being mounted on the die attach pad with the pedestal positioned in the cavity so as to seal the cavity.

47. (Previously Presented) An integrated circuit as claimed in claim 46 wherein the cavity defines a distance between the lower portion of the high conductivity material and the pedestal of approximately one hundred micrometers.

48. (Previously Presented) An integrated circuit as claimed in claim 45 wherein the low dielectric constant material of the side-walls has an effective dielectric constant of approximately 2.5.

49-51 (Canceled)